Super-sized Multiplies: How Do FPGAs Fare in Extended Digit Multipliers?

نویسندگان

  • Stephen Craven
  • Cameron Patterson
  • Peter Athanas
چکیده

Extended digit multiplication can be an effective benchmark for comparing contemporary CPUs to other architectures and devices. The Great Internet Mersenne Prime Search (GIMPS), a distributed computing effort to find large prime numbers, has produced highly optimized code for multiplying large, multimillion digit numbers on Pentium processors. This paper presents a hardware large integer multiplier implemented in a Xilinx FPGA. The design, which utilizes an all-integer Fast Fourier Transform, is compared to a Pentium processor running the optimized GIMPS code. The results show that while a speed-up is achieved by the FPGA, the cost of the hardware likely outweighs any performance benefit.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Area/performance trade-off analysis of an FPGA digit-serial GFð2Þ Montgomery multiplier based on LFSR

Montgomery Multiplication is a common and important algorithm for improving the efficiency of public key cryptographic algorithms, like RSA and Elliptic Curve Cryptography (ECC). A natural choice for implementing this time consuming multiplication defined on finite fields, mainly over GFð2Þ, is the use of Field Programmable Gate Arrays (FPGAs) for being reconfigurable, flexible and physically s...

متن کامل

A Super-Serial Galois Fields Multiplier for FPGAs and its Application to Public-Key Algorithms

This contribution introduces a scalable multiplier architecture for Galois field GF(2 k) amenable for field programmable gate arrays (FPGAs) implementations. This architecture is well suited for the implementation of public-key cryptosystems which require pro-grammable multipliers in large Galois fields. The architecture trades a reduction in resources with an increase in the number of clock cy...

متن کامل

Efficient FPGA-Implementation of Two’s Complement Digit-Serial/Parallel Multipliers

This paper presents an efficient implementation of digit-serial/parallel multipliers on 4-input look-up table (LUT)-based field programmable gate arrays (FPGAs). This subset of FPGA devices hide individual gate delays and add important wiring delay. These two facts produce important changes over the theoretical advantages of each topology. Architectural transformations are applied to obtain top...

متن کامل

Exploring realizations of large integer multipliers using embedded blocks in modern FPGAs

An efficient design methodology and a systematic approach for the implementation of multiplication for unsigned large integers, using small-size asymmetric embedded multipliers is presented. Three different approaches are explored for the design. A general architecture of the multiplier is proposed and a set of equations is derived to aid in the realization. The inputs of the multiplier are spl...

متن کامل

Fast FPGA-based pipelined digit-serial/parallel multipliers

In this paper fast pipelined digit-serial/parallel multipliers are proposed. The conventional digit-serial/parallel multipliers and their pipelined versions are presented. Every structure has been implemented on FPGA and the results are given. These results have been analysed and it is detected that the pipelined ones do not have the throughput improvement expected because of a logic depth incr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004